- Research Article
4
- 10.1016/j.vlsi.2023.02.004
A 2xVDD digital output buffer with gate driving stability and non-overlapping signaling control for slew-rate auto-adjustment using 16-nm FinFET CMOS process
- Feb 17, 2023
- Integration
- Chua-Chin Wang + 7 more +7