8- https://doi.org/10.1109/mwscas.2011.6026484
3D implemented SRAM/DRAM hybrid cache architecture for high-performance and low power consumption
- Aug 1, 2011
- Koji Inoue +4 more
This paper introduces our research status focusing on 3D-implemented microprocessors. 3D-IC is one of the most interesting techniques to achieve high-performance, low-power VLSI systems. Stacking multiple dies makes it possible to implement microprocessor cores and large caches (or DRAM) into the same chip. Although this kind of integration has a great potential to bring a breakthrough in computer systems, its efficiency strongly depends on the characteristics of target application programs. Unfortunately, applying die stacking implementation causes performance degradation for some programs. To tackle this issue, we introduce a novel cache architecture consisting of a small but fast SRAM and a stacked large DRAM. The cache attempts to adapt to varying behavior of application programs in order to compensate for the negative impact of the die stacking approach.
- # Low-power VLSI Systems
- # Die Stacking
- # Fast SRAM
- # Cache Architecture
- # Large Caches
- # Low Power Consumption
- # Application Programs
- # Small SRAM
- # Behavior Of Programs
- # Characteristics Of Programs
