• Home
  • Search
  • An Energy Efficient EdgeAI Autoencoder Accelerator for Reinforcement Learning
  • Cite Icon15
  • https://doi.org/10.1109/ojcas.2020.3043737Copy DOI Icon

An Energy Efficient EdgeAI Autoencoder Accelerator for Reinforcement Learning

Show More
  • Abstract
  • Highlights & Summary
  • PDF
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

In EdgeAI embedded devices that exploit reinforcement learning (RL), it is essential to reduce the number of actions taken by the agent in the real world and minimize the compute-intensive policies learning process. Convolutional autoencoders (AEs) has demonstrated great improvement for speeding up the policy learning time when attached to the RL agent, by compressing the high dimensional input data into a small latent representation for feeding the RL agent. Despite reducing the policy learning time, AE adds a significant computational and memory complexity to the model which contributes to the increase in the total computation and the model size. In this article, we propose a model for speeding up the policy learning process of RL agent with the use of AE neural networks, which engages binary and ternary precision to address the high complexity overhead without deteriorating the policy that an RL agent learns. Binary Neural Networks (BNNs) and Ternary Neural Networks (TNNs) compress weights into 1 and 2 bits representations, which result in significant compression of the model size and memory as well as simplifying multiply-accumulate (MAC) operations. We evaluate the performance of our model in three RL environments including DonkeyCar, Miniworld sidewalk, and Miniworld Object Pickup, which emulate various real-world applications with different levels of complexity. With proper hyperparameter optimization and architecture exploration, TNN models achieve near the same average reward, Peak Signal to Noise Ratio (PSNR) and Mean Squared Error (MSE) performance as the full-precision model while reducing the model size by 10x compared to full-precision and 3x compared to BNNs. However, in BNN models the average reward drops up to 12% - 25% compared to the full-precision even after increasing its model size by 4x. We designed and implemented a scalable hardware accelerator which is configurable in terms of the number of processing elements (PEs) and memory data width to achieve the best power, performance, and energy efficiency trade-off for EdgeAI embedded devices. The proposed hardware implemented on Artix-7 FPGA dissipates 250 μJ energy while meeting 30 frames per second (FPS) throughput requirements. The hardware is configurable to reach an efficiency of over 1 TOP/J on FPGA implementation. The proposed hardware accelerator is synthesized and placed-and-routed in 14 nm FinFET ASIC technology which brings down the power dissipation to 3.9 μJ and maximum throughput of 1,250 FPS. Compared to the state of the art TNN implementations on the same target platform, our hardware is 5x and 4.4x (2.2x if technology scaled) more energy efficient on FPGA and ASIC, respectively.

Loading PDF

Similar Papers
  • PDF
  • Research Article
  • Citations4

Joint Modulation Format Identification and Optical Signal-to-Noise Ratio Monitoring Based on Ternary Neural Networks

  • Jan 01, 2022
  • IEEE Access
  • Peng Zhou +4
  • PDF
  • Research Article
  • Citations19

An FPGA-Based Hardware/Software Design Using Binarized Neural Networks for Agricultural Applications: A Case Study

  • Jan 01, 2021
  • IEEE Access
  • Chun-Hsian Huang
  • Research Article

Optimization of transport traffic in a simple network using deep learning with reinforcement

  • Mar 28, 2025
  • Management of Development of Complex Systems
  • Volodymyr Levytskyi
  • Research Article
  • Citations27

Moving context from the background to the forefront of policy learning: Reflections on a case in Gipuzkoa, Basque Country

  • Apr 06, 2016
  • Environment and Planning C: Politics and Space
  • James Karlsen +1
  • Research Article
  • Citations31

High-Performance and Robust Spintronic/CNTFET-Based Binarized Neural Network Hardware Accelerator

  • Apr 01, 2023
  • IEEE Transactions on Emerging Topics in Computing
  • Milad Tanavardi Nasab +3
  • Research Article
  • Citations11

RL-VAEGAN: Adversarial defense for reinforcement learning agents via style transfer

  • Mar 17, 2021
  • Knowledge-Based Systems
  • Yueyue Hu +1
  • Video Transcripts

Integrating Behavior Cloning and Reinforcement Learning for Improved Performance in Dense and Sparse Reward Environments

  • May 07, 2020
  • Underline Science Inc.
  • Nicholas R Waytowich +4
  • Conference Article
  • Citations151

Multi-task policy search for robotics

  • May 01, 2014
  • Marc Peter Deisenroth +3
  • Research Article
  • Citations46

Municipal climate mitigation policy and policy learning - A review

  • Jul 17, 2021
  • Journal of Cleaner Production
  • Lena Neij +1
  • Conference Article
  • Citations2

An Energy-Efficient Hardware Accelerator for Hierarchical Deep Reinforcement Learning

  • Jun 06, 2021
  • Aidin Shiri +5
  • Conference Article
  • Citations3

FPGA based Implementation of Binarized Neural Network for Sign Language Application

  • Dec 01, 2021
  • Mohita Jaiswal +4
  • Conference Article
  • Citations8

Generating interpretable reinforcement learning policies using genetic programming

  • Jul 13, 2019
  • Daniel Hein +2
  • Research Article
  • Citations131

Interpretable policies for reinforcement learning by genetic programming

  • Sep 22, 2018
  • Engineering Applications of Artificial Intelligence
  • Daniel Hein +2
  • Research Article
  • Citations66

Cognition and policy change: the consistency of policy learning in the advocacy coalition framework

  • Apr 03, 2017
  • Policy and Society
  • Stéphane Moyson
  • Book Chapter
  • Citations5

QuantNet: Learning to Quantize by Learning Within Fully Differentiable Framework

  • Jan 01, 2020
  • Junjie Liu +6
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.