• Home
  • Search
  • An Energy-Efficient Reconfigurable Mobile Memory Interface for Computing Systems
  • https://doi.org/10.33915/etd.5575Copy DOI Icon

An Energy-Efficient Reconfigurable Mobile Memory Interface for Computing Systems

  • Sep 18, 2019
  • Majid Jalali Far
Show More
  • Abstract
  • Literature Map
  • References
  • Similar Papers
Abstract

The critical need for higher power efficiency and bandwidth transceiver design has significantly increased as mobile devices, such as smart phones, laptops, tablets, and ultra-portable personal digital assistants continue to be constructed using heterogeneous intellectual properties such as central processing units (CPUs), graphics processing units (GPUs), digital signal processors, dynamic random-access memories (DRAMs), sensors, and graphics/image processing units and to have enhanced graphic computing and video processing capabilities. However, the current mobile interface technologies which support CPU to memory communication (e.g. baseband-only signaling) have critical limitations, particularly super-linear energy consumption, limited bandwidth, and non-reconfigurable data access. As a consequence, there is a critical need to improve both energy efficiency and bandwidth for future mobile devices.;The primary goal of this study is to design an energy-efficient reconfigurable mobile memory interface for mobile computing systems in order to dramatically enhance the circuit and system bandwidth and power efficiency. The proposed energy efficient mobile memory interface which utilizes an advanced base-band (BB) signaling and a RF-band signaling is capable of simultaneous bi-directional communication and reconfigurable data access. It also increases power efficiency and bandwidth between mobile CPUs and memory subsystems on a single-ended shared transmission line. Moreover, due to multiple data communication on a single-ended shared transmission line, the number of transmission lines between mobile CPU and memories is considerably reduced, resulting in significant technological innovations, (e.g. more compact devices and low cost packaging to mobile communication interface) and establishing the principles and feasibility of technologies for future mobile system applications. The operation and performance of the proposed transceiver are analyzed and its circuit implementation is discussed in details. A chip prototype of the transceiver was implemented in a 65nm CMOS process technology. In the measurement, the transceiver exhibits higher aggregate data throughput and better energy efficiency compared to prior works.

Similar Papers
  • Research Article

HA-BFNN-ICP a Streaming FPGA Architecture for Energy Efficient Real-Time 3D LiDAR Mapping

  • Sep 16, 2025
  • IEEE Transactions on Circuits and Systems I Regular Papers
  • Yueze Liu +5
  • Research Article
  • Citations11

Energy Efficient Iris Recognition With Graphics Processing Units

  • Jan 01, 2016
  • IEEE Access
  • Ryan Rakvic +2
  • Research Article
  • Citations13

Practical parallel AES algorithms on cloud for massive users and their performance evaluation

  • Dec 17, 2015
  • Concurrency and Computation: Practice and Experience
  • Xiongwei Fei +3
  • Research Article
  • Citations26

Efficient methods for implementation of multi-level nonrigid mass-preserving image registration on GPUs and multi-threaded CPUs

  • Jan 06, 2016
  • Computer Methods and Programs in Biomedicine
  • Nathan D Ellingwood +3
  • PDF
  • Research Article
  • Citations25

DdcMD: A fully GPU-accelerated molecular dynamics program for the Martini force field.

  • Jul 23, 2020
  • The Journal of Chemical Physics
  • Xiaohua Zhang +8
  • Research Article

Improving MSAProbs Algorithm performance and Parallel Computing using GPU

  • Apr 18, 2023
  • International Journal of Computer Applications
  • Sally Zaki El-Hadary +2
  • Research Article
  • Citations4

A systematic parallel strategy for generating contours from large-scale DEM data using collaborative CPUs and GPUs

  • Feb 18, 2021
  • Cartography and Geographic Information Science
  • Chen Zhou +1
  • Research Article
  • Citations31

GPU acceleration of MPAS microphysics WSM6 using OpenACC directives: Performance and verification

  • Oct 14, 2020
  • Computers & Geosciences
  • Jae Youp Kim +2
  • PDF
  • Research Article
  • Citations7

LTTng CLUST: A System-Wide Unified CPU and GPU Tracing Tool for OpenCL Applications

  • Aug 19, 2015
  • Advances in Software Engineering
  • David Couturier +1
  • Research Article

SU‐E‐T‐423: Fast Photon Convolution Calculation with a 3D‐Ideal Kernel On the GPU

  • Jun 01, 2015
  • Medical Physics
  • S Moriya +2
  • Conference Article
  • Citations4

Pre-silicon Memory Validation

  • Dec 16, 2022
  • Lim Kae Yih +6
  • Research Article
  • Citations6

Implementation of Image Enhancement Algorithms and Recursive Ray Tracing using CUDA

  • Jan 01, 2016
  • Procedia Computer Science
  • Mr Diptarup Saha +3
  • PDF
  • Research Article
  • Citations6

Parallelizing Multiple Flow Accumulation Algorithm using CUDA and OpenACC

  • Sep 03, 2019
  • ISPRS International Journal of Geo-Information
  • Natalija Stojanovic +1
  • PDF
  • Research Article
  • Citations3

Porting the Meso-NH atmospheric model on different GPU architectures for the next generation of supercomputers (version MESONH-v55-OpenACC)

  • May 14, 2025
  • Geoscientific Model Development
  • Juan Escobar +6
  • Research Article
  • Citations12

HPMaX: heterogeneous parallel matrix multiplication using CPUs and GPUs

  • Oct 11, 2020
  • Computing
  • Homin Kang +2
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.