• Home
  • Search
  • ATM cell scheduling by function level evolvable hardware
  • Cite Icon30
  • https://doi.org/10.1007/3-540-63173-9_46Copy DOI Icon

ATM cell scheduling by function level evolvable hardware

  • Jan 1, 1997
  • Weixin Liu +2 more
Show More
  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

In this paper, we study the possibility of using Evolvable Hardware (EHW) for scheduling real-time traffic in Asynchronous Transfer Mode (ATM) networks. EHW is hardware which is built on programmable logic devices and whose architecture can be reconfigured by using genetic learning to adapt to new environments. A novel design is the function-level EHW [5, 9] based on Field Programmable Gate Array (FPGA) chips, where a number of Programmable Floating processing Units (PFUs) are embedded in one chip. The selectable high-level hardware functions of each PFU make the function-level EHW to be suitable for a wide variety of applications in practice. In our experiment, a statistical multiplexer at an ATM node is modeled for the purpose of generating training data. Superposed bursty cell streams are applied to the model of the multiplexer. The EHW is trained by the collected data in the learning phase. After learning is complete, the best chromosome is tested with respect to various traffic characteristics and the Quality Of Service (QOS) requirements of the cell traffic. Simulation results show that the function-level EHW performs the control well for cell scheduling problem in ATM networks.

Similar Papers
  • Conference Article
  • Citations3

ATM Cell Scheduling and Learning by Function-Level Evolvable Hardware

  • Dec 01, 2008
  • Qingchun Wang
  • Research Article
  • Citations1

A Novel, User-Level, Security-On-Demand Paradigm for ATM Networks: Modeling, Simulation, and Performance Analysis

  • Dec 01, 2003
  • Journal of Interconnection Networks
  • H J (Jerry) Schumacher +2
  • Conference Article
  • Citations1

An intelligent architecture for traffic controls in ATM network

  • Apr 28, 1997
  • Wook-Jin Jang +1
  • Conference Article
  • Citations1

Analysis of ATM switch design for achieving predictable quality of service

  • Jan 01, 1998
  • S Sezer
  • Research Article
  • Citations10

Video transport in ATM networks: a systems view

  • Dec 01, 1996
  • Multimedia Systems
  • Dipankar Raychaudhuri +2
  • Conference Article
  • Citations4

ABR traffic congestion control in ATM networks with pole placement constraint: an LMI approach

  • Oct 10, 2001
  • J Chaiwat +1
  • Research Article
  • Citations5

Real-time VLBI system using ATM network

  • May 01, 2000
  • IEEE Transactions on Geoscience and Remote Sensing
  • H Kiuchi +7
  • Conference Article

Self-tuning transmission rate manager for fuzzy traffic control of ATM network

  • Oct 07, 2001
  • G.V.S Raju +1
  • Conference Article
  • Citations14

TCP over ATM: simulation model and performance results

  • Mar 27, 1996
  • R.J Gurski +1
  • Conference Article
  • Citations12

QoS management and performance monitoring in ATM networks

  • Nov 29, 1993
  • Jae-Il Jung +1
  • Research Article
  • Citations2

Design and performance analysis of a new RTM algorithm for VBR traffic in ATM networks

  • Mar 01, 1996
  • Computer Communications
  • Intae Ryoo +2
  • Conference Article
  • Citations18

Tagging versus strict rate enforcement in ATM networks

  • Dec 02, 1991
  • A Gravey +2
  • Conference Article
  • Citations9

Simulated annealing-reinforcement learning algorithm for ABR traffic control of ATM networks

  • Jan 01, 2007
  • Xin Li +3
  • Conference Article
  • Citations3

Kalman prediction method for congestion avoidance in ATM networks

  • Sep 24, 2000
  • A.O Lim +1
  • Research Article
  • Citations3

Minimizing call setup delay in ATM networks via optimal processing capacity allocation

  • Apr 01, 1998
  • IEEE Communications Letters
  • Cheng-Shong Wu +3
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.