• Home
  • Search
  • FAT: An In-Memory Accelerator With Fast Addition for Ternary Weight Neural Networks
  • Open Access IconOpen Access
  • Cite Icon12
  • https://doi.org/10.1109/tcad.2022.3184276Copy DOI Icon

FAT: An In-Memory Accelerator With Fast Addition for Ternary Weight Neural Networks

  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

Convolutional neural networks (CNNs) demonstrate excellent performance in various applications but have high computational complexity. Quantization is applied to reduce the latency and storage cost of CNNs. Among the quantization methods, binary and ternary weight networks (BWNs and TWNs) have a unique advantage over 8 and 4-bit quantization. They replace the multiplication operations in CNNs with additions, which are favored on in-memory-computing (IMC) devices. IMC acceleration for BWNs has been widely studied. However, though TWNs have higher accuracy and better sparsity than BWNs, IMC acceleration for TWNs has limited research. TWNs on the existing IMC devices are inefficient because the sparsity is not well utilized, and the addition operation is not efficient. In this article, we propose FAT as a novel IMC accelerator for TWNs. First, we propose a sparse addition control unit, which utilizes the sparsity of TWNs to skip the null operations on zero weights. Second, we propose a fast addition scheme based on the memory sense amplifier (SA) to avoid the time overhead of both carry propagation and writing back the carry to memory cells. Third, we further propose a combined-stationary data mapping to reduce the data movement of activations and weights and increase the parallelism across memory columns. Simulation results show that for addition operations at the SA level, FAT achieves <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$2.00\times $ </tex-math></inline-formula> speedup, <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$1.22\times $ </tex-math></inline-formula> power efficiency, and <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$1.22\times $ </tex-math></inline-formula> area efficiency compared with a state-of-the-art IMC accelerator ParaPIM. FAT achieves <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$10.02\times $ </tex-math></inline-formula> speedup and <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$12.19\times $ </tex-math></inline-formula> energy efficiency compared with ParaPIM on networks with 80% average sparsity.

Similar Papers
  • Research Article
  • Citations16

ARBiS: A Hardware-Efficient SRAM CIM CNN Accelerator With Cyclic-Shift Weight Duplication and Parasitic-Capacitance Charge Sharing for AI Edge Application

  • Jan 01, 2023
  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • Chenyang Zhao +4
  • Book Chapter
  • Citations1

Optimisation of FPGA-Based Designs for Convolutional Neural Networks

  • Jan 01, 2023
  • P L Bonifus +2
  • PDF
  • Research Article
  • Citations13

Hyper-LGNet: Coupling Local and Global Features for Hyperspectral Image Classification

  • Oct 20, 2022
  • Remote Sensing
  • Tianxiang Zhang +5
  • Research Article

Low Power AI Inference Through Filter Sorting for Reducing Switching Activity of DNN Model

  • Jun 01, 2025
  • IEEE Transactions on Circuits and Systems for Artificial Intelligence
  • Huruy Tesfai +4
  • Research Article
  • Citations2

Absum: Simple Regularization Method for Reducing Structural Sensitivity of Convolutional Neural Networks

  • Apr 03, 2020
  • Proceedings of the AAAI Conference on Artificial Intelligence
  • Sekitoshi Kanai +4
  • Conference Article

Reconstructing Autoencoder-like Multilayer Perceptron Architecture for Feature-Preserving Pooling in CNNs

  • Sep 10, 2025
  • Joanito Agili Lopo +5
  • Research Article
  • Citations19

Recurrent reverse attention guided residual learning for saliency object detection

  • Jan 13, 2020
  • Neurocomputing
  • Tengpeng Li +3
  • Book Chapter
  • Citations41

DECAPS: Detail-Oriented Capsule Networks

  • Jan 01, 2020
  • Aryan Mobiny +3
  • Research Article
  • Citations11

LCGNet: Local Sequential Feature Coupling Global Representation Learning for Functional Connectivity Network Analysis With fMRI.

  • Dec 01, 2024
  • IEEE transactions on medical imaging
  • Jie Zhou +7
  • Research Article

An Efficient Hardware Accelerator to Handle Compressed Filters and Avoid Useless Operations in CNNs

  • May 25, 2018
  • Jornada de Jóvenes Investigadores del I3A
  • Adrián Alcolea Moreno +2
  • Conference Article
  • Citations5

Multi-Lane Capsule Network Architecture for Detection of COVID-19

  • Apr 28, 2021
  • Sashank Sridhar +1
  • Conference Article

Neighborhood Graph Neural Networks under Random Perturbations and Quantization Errors

  • Jul 04, 2022
  • Leila Ben Saad +2
  • Research Article
  • Citations79

From Hashing to CNNs: Training Binary Weight Networks via Hashing

  • Apr 29, 2018
  • Proceedings of the AAAI Conference on Artificial Intelligence
  • Qinghao Hu +2
  • PDF
  • Research Article
  • Citations23

CLAHE-CapsNet: Efficient retina optical coherence tomography classification using capsule networks with contrast limited adaptive histogram equalization.

  • Nov 30, 2023
  • PloS one
  • Michael Opoku +3
  • Conference Article

Accelerate Convolutional Neural Network with a Customized VLIW DSP

  • Nov 01, 2018
  • Peng Guo +5
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.