9- https://doi.org/10.1109/icdcsyst.2012.6188783
FPGA implementation of AES algorithm using Composite Field Arithmetic
- Mar 1, 2012
- N Anitha Christy +1 more
Abstract
A Low area Advanced Encryption Standard (AES)-128 bit algorithm is proposed in this paper. This technique is implemented using Composite Field Arithmetic (CFA) in byte substitution block, inverse byte substitution block and key expansion block of AES algorithm. The Composite field arithmetic technique provides a low area than the Look Up Table (LUT) in S-Box/Inverse S-Box. The proposed technique is presented with multistage sub-pipelined architecture in order to increase the throughput and its performance is compared with the previous FPGA implementations.
- # Composite Field Arithmetic
- # Previous FPGA Implementations
- # Look Up Table
- # FPGA Implementation
- # Inverse Substitution
- # Low Area
- # Key Block
- # Previous Implementations
- # Multistage Architecture
- # Composite Technique
