• Home
  • Search
  • Hardware-Assisted Run-Time Monitoring for Secure Program Execution on Embedded Processors
  • Cite Icon91
  • https://doi.org/10.1109/tvlsi.2006.887799Copy DOI Icon

Hardware-Assisted Run-Time Monitoring for Secure Program Execution on Embedded Processors

  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

Embedded system security is often compromised when "trusted" software is subverted to result in unintended behavior, such as leakage of sensitive data or execution of malicious code. Several countermeasures have been proposed in the literature to counteract these intrusions. A common underlying theme in most of them is to define security policies at the system level in an application-independent manner and check for security violations either statically or at run time. In this paper, we present a methodology that addresses this issue from a different perspective. It defines correct execution as synonymous with the way the program was intended to run and employs a dedicated hardware monitor to detect and prevent unintended program behavior. Specifically, we extract properties of an embedded program through static program analysis and use them as the bases for enforcing permissible program behavior at run time. The processor architecture is augmented with a hardware monitor that observes the program's dynamic execution trace, checks whether it falls within the allowed program behavior, and flags any deviations from expected behavior to trigger appropriate response mechanisms. We present properties that capture permissible program behavior at different levels of granularity, namely inter-procedural control flow, intra-procedural control flow, and instruction-stream integrity. We outline a systematic methodology to design application-specific hardware monitors for any given embedded program. Hardware implementations using a commercial design flow, and cycle-accurate performance simulations indicate that the proposed technique can thwart several common software and physical attacks, facilitating secure program execution with minimal overheads

Similar Papers
  • Research Article
  • Citations5

A comparison of software and hardware monitors

  • Jun 01, 1974
  • ACM SIGMETRICS Performance Evaluation Review
  • Thomas G Peterson
  • Conference Article
  • Citations132

Static analysis for probabilistic programs

  • Jun 16, 2013
  • Sriram Sankaranarayanan +2
  • Conference Article
  • Citations57

Refactoring class hierarchies with KABA

  • Oct 01, 2004
  • Mirko Streckenbach +1
  • Research Article
  • Citations3

Refactoring class hierarchies with KABA

  • Oct 01, 2004
  • ACM SIGPLAN Notices
  • Mirko Streckenbach +1
  • Conference Article
  • Citations4

Towards Path-Sensitive Points-to Analysis

  • Sep 01, 2007
  • Tobias Gutzmann +2
  • Conference Article
  • Citations17

Microarchitectural Support for Program Code Integrity Monitoring in Application-specific Instruction Set Processors

  • Apr 01, 2007
  • Yunsi Fei +1
  • Conference Article
  • Citations10

Dynamic run-time architecture techniques for enabling continuous optimization

  • May 04, 2005
  • Tipp Moseley +9
  • Research Article
  • Citations9

Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-Set Processors

  • Nov 01, 2010
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • Hai Lin +3
  • Research Article
  • Citations12

Some trade-offs in reducing the overhead of assertion run-time checks via static analysis

  • Dec 28, 2017
  • Science of Computer Programming
  • Nataliia Stulova +2
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.