• Home
  • Search
  • Model checking UML Statechart diagrams using JACK
  • Cite Icon67
  • https://doi.org/10.1109/hase.1999.809474Copy DOI Icon

Model checking UML Statechart diagrams using JACK

  • Nov 17, 1999
  • S Gnesi +2 more
Show More
  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

Statechart diagrams provide a graphical notation for describing dynamic aspects of system behaviour within the Unified Modelling Language (UML). In this paper, we present a branching-time model-checking approach to the automatic verification of the formal correctness of UML Statechart diagram specifications. We use a formal operational semantics for building a labelled transition system (automaton) which is then used as a model to be checked against correctness requirements expressed in Action-Based Temporal Logic (ACTL). Our reference verification environment is JACK, where automata are represented in a standard format, which facilitates the use of different tools for automatic verification.

Similar Papers
  • Research Article
  • Citations3

Generic Methodology for Formal Verification of UML Models

  • Jan 05, 2022
  • Defence Science Journal
  • K.H Kochaleema +1
  • Research Article

A graph transformation approach of statechart diagrams to generalized stochastic petri nets

  • Dec 09, 2024
  • STUDIES IN ENGINEERING AND EXACT SCIENCES
  • Fayçal Guerrouf +1
  • Research Article
  • Citations2

Modeling and Analysis of Complex System with UML: A Case Study

  • Feb 06, 2014
  • Applied Mechanics and Materials
  • Munina Yusufu +5
  • Book Chapter

OO Metric Studies of Behavioral Diagrams

  • Jan 01, 2012
  • Lavu Jayasudha +2
  • PDF
  • Research Article
  • Citations3

An Object Oriented Model of a Railway Safety-Related Control System

  • Dec 31, 2002
  • Communications - Scientific letters of the University of Zilina
  • Karol Rastocny +2
  • Research Article
  • Citations2

AUTOMATIC SYNTHESIS OF BEHAVIORAL OBJECT SPECIFICATIONS FROM SCENARIOS

  • Jan 01, 2001
  • Journal of Integrated Design and Process Science: Transactions of the SDPS, Official Journal of the Society for Design and Process Science
  • Ismaïl Khriss +2
  • Conference Article
  • Citations3

A dynamic assertion-based verification platform for UML statecharts over rhapsody

  • Nov 01, 2008
  • A Banerjee +6
  • Book Chapter

Applications to UML Software Specifications

  • Jan 01, 2004
  • Martin Große-Rhode
  • Conference Article

Aspect-oriented modeling concurrent software system with UML statecharts

  • Jan 01, 2010
  • Su Yang
  • Conference Article
  • Citations1

Scenario specification based testing model generation

  • Jun 01, 2013
  • Beilei Liang +2
  • Conference Article
  • Citations18

Automatic transformation from UML statechart to Petri nets for safety analysis and verification

  • Jun 01, 2011
  • Xinhong Hei +4
  • PDF
  • Conference Article
  • Citations21

Checking the Consistency of UML Class Diagrams Using Larch Prover

  • Jan 01, 2000
  • Electronic workshops in computing
  • Pascal André +3
  • Conference Article
  • Citations170

A general framework for formalizing UML with formal languages

  • Jul 01, 2001
  • William E Mcumber +1
  • Conference Article

Verification tools for embedded robotic electronics

  • Oct 24, 1999
  • A.G Sarau
  • Research Article
  • Citations11

Specification and automated verification of real-time behaviour — a case study

  • Jan 01, 1996
  • Annual Reviews in Control
  • C.H Kristensen +2
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.