• Home
  • Search
  • On the Characterization of Until as a Fixed Point Under Clocked Semantics
  • Cite Icon4
  • https://doi.org/10.1007/978-3-540-77966-7_6Copy DOI Icon

On the Characterization of Until as a Fixed Point Under Clocked Semantics

  • Oct 23, 2007
  • Dana Fisman
Show More
  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

Modern hardware designs are typically based on multiple clocks. While a singly-clocked hardware design is easily described in standard temporal logics, describing a multiply-clocked design is cumbersome. Thus, it is desirable to have an easier way to formulate properties related to clocks in a temporal logic. In [6] a relatively simple solution built on top of the traditional ltl semantics was suggested and adopted by the IEEE standard temporal logic psl. The suggested semantics was examined relative to a list of design goals, and it was shown that it answered all requirements except for preserving the least fixed point characterization of the until operator under multiple clocks. In this work we show that with a minor addition to the semantics of [6] this requirement is met as well.

Similar Papers
  • Book Chapter
  • Citations15

A graphical representation of interval logic

  • Jan 01, 1988
  • P M Melliar-Smith
  • Book Chapter
  • Citations4

Quantitative Temporal Logic Mechanized in HOL

  • Jan 01, 2005
  • Orieta Celiku
  • Book Chapter

An Amalgamated Temporal Logic

  • Jan 01, 1993
  • Yuejun Jiang +1
  • Book Chapter
  • Citations66

The weakest compositional semantic equivalence preserving nexttime-less linear temporal logic

  • Aug 24, 1992
  • Roope Kaivola +1
  • Supplementary Content
  • Citations3

Logics in Computer Science

  • Jan 01, 2013
  • Università degli Studi di Napoli Federico II
  • Fabio Mogavero
  • Book Chapter
  • Citations6

A Proof System for Temporal Reasoning with Sequential Information

  • Jan 01, 2010
  • Norihiro Kamide
  • Dissertation

Σχεδίαση μικροηλεκτρονικών κυκλωμάτων μεγάλης ταχύτητας για τηλεπικοινωνιακές εφαρμογές και επίλυση προβλημάτων χρονισμού

  • Jul 01, 2008
  • Μιχαήλ Κοζιώτης
  • Conference Article
  • Citations3

Towards Locative Inconsistency-tolerant Hierarchical Probabilistic CTL Model Checking: Survey and Future Work

  • Jan 01, 2019
  • Norihiro Kamide +1
  • Conference Article
  • Citations1

Embedded systems certification using temporal logic

  • Apr 19, 2004
  • M.L Rebaiaia
  • Conference Article
  • Citations57

The Hierarchy of Hyperlogics

  • Jun 01, 2019
  • Norine Coenen +3
  • Research Article
  • Citations1

Prior and possibly not existing

  • Sep 24, 2015
  • Synthese
  • Michael Nelson
  • Supplementary Content
  • Citations68

On the Logic of Normative Systems

  • Jan 01, 2007
  • DROPS (Schloss Dagstuhl – Leibniz Center for Informatics)
  • Thomas Ågotnes +4
  • Conference Article
  • Citations1

Analyzing WMSOL Definable Properties on Sum-Like Weighted Labeled Trees

  • Sep 01, 2014
  • Elena V Ravve
  • Research Article
  • Citations77

Contracts-refinement proof system for component-based embedded systems

  • Jul 07, 2014
  • Science of Computer Programming
  • Alessandro Cimatti +1
  • Research Article
  • Citations31

Distributed real-time system specification and verification in APTL

  • Oct 01, 1993
  • ACM Transactions on Software Engineering and Methodology
  • Farn Wang +2
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.