• Home
  • Search
  • Using Pairwise Testing to Verify Automatically-Generated Formal Specifications
  • Cite Icon3
  • https://doi.org/10.1109/hase.2015.46Copy DOI Icon

Using Pairwise Testing to Verify Automatically-Generated Formal Specifications

  • Jan 1, 2015
  • Salamah Salamah +2 more
Show More
  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

In this paper, we report on the effectiveness of the testing approach known as pairwise or orthogonal testing in verifying the correctness of the LTL specifications generated by the PROperty SPECification (Prospec) tool. This tool assists the user in generating a large number (over 34,000) of formal specifications in formal languages, including Linear Temporal Logic (LTL). Pairwise testing is a technique that aims at, significantly, reducing the amount of test cases required for testing a particular software system while providing assurance of adequate coverage of the problem space.

Similar Papers
  • Book Chapter
  • Citations4

Automated Mining and Checking of Formal Properties in Natural Language Requirements

  • Jan 01, 2019
  • Xingxing Pi +3
  • Conference Article
  • Citations14

Automated Generation of LTL Specifications For Smart Home IoT Using Natural Language

  • Mar 01, 2020
  • Shiyu Zhang +5
  • Research Article

Temporal Properties of Conditional Independence in Dynamic Bayesian Networks

  • Mar 14, 2026
  • Rajab Aghamov +5
  • Conference Article
  • Citations1

On-Line Supervisory Control for Surveillance under Partial Observation with scLTL Specifications

  • Apr 01, 2020
  • Ami Sakakibara +1
  • Conference Article
  • Citations98

Towards manipulation planning with temporal logic specifications

  • May 01, 2015
  • Keliang He +3
  • Research Article
  • Citations8

A formal approach for run-time verification of web applications using scope-extended LTL

  • Aug 20, 2013
  • Information and Software Technology
  • May Haydar +3
  • Conference Article
  • Citations10

Deciding LTL over Mazurkiewicz traces

  • Jun 14, 2001
  • B Bollig +1
  • Research Article
  • Citations71

Logical consecutions in discrete linear temporal logic

  • Dec 01, 2005
  • Journal of Symbolic Logic
  • V V Rybakov
  • Research Article
  • Citations1

Verification of Declarative LTL Specification of Control Program Behavior

  • Dec 01, 2025
  • Automatic Control and Computer Sciences
  • M V Neyzov +1
  • Research Article
  • Citations2

LTL-Specification of Counter Machines

  • Dec 01, 2022
  • Automatic Control and Computer Sciences
  • E V Kuzmin
  • Conference Article
  • Citations1

Resolving Ambiguity via Dialogue to Correct Unsynthesizable Controllers for Free-Flying Robots

  • Mar 04, 2023
  • Joshua Rosser +3
  • Research Article
  • Citations13

LTLf Synthesis under Partial Observability: From Theory to Practice

  • Sep 20, 2020
  • Electronic Proceedings in Theoretical Computer Science
  • Lucas M Tabajara +1
  • Research Article
  • Citations37

A Framework for Formal Verification of Behavior Trees With Linear Temporal Logic

  • Feb 07, 2020
  • IEEE Robotics and Automation Letters
  • Oliver Biggar +1
  • Book Chapter
  • Citations39

Characterizing Kripke structures in temporal logic

  • Jan 01, 1987
  • M C Browne +2
  • Book Chapter
  • Citations23

Verifying Pattern-Generated LTL Formulas: A Case Study

  • Jan 01, 2005
  • Salamah Salamah +3
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.