• Home
  • Search
  • A Correlative Microscopic Workflow For Nanoscale Failure Analysis and Characterization of Advanced Electronics Packages
  • https://doi.org/10.31399/asm.cp.istfa2022p0319Copy DOI Icon

A Correlative Microscopic Workflow For Nanoscale Failure Analysis and Characterization of Advanced Electronics Packages

  • Abstract
  • Literature Map
  • Similar Papers
Abstract

Abstract Microscopic imaging and characterization of semiconductor devices and material properties often begin with a sample preparation step. A variety of sample preparation methods such as mechanical lapping and broad ion beam (BIB) milling have been widely used in physical failure analysis (FPA) workflows, allowing internal defects to be analyzed with high-resolution scanning electron microscopy (SEM). However, these traditional methods become less effective for more complicated semiconductor devices, because the cross-sectioning accuracy and reliability do not satisfy the need to inspect nanometer scale structures. Recent trends on multi-chip stacking and heterogenous integration exacerbate the ineffectiveness. Additionally, the surface prepared by these methods are not sufficient for high-resolution imaging, often resulting in distorted sample information. In this work, we report a novel correlative workflow to improve the cross-sectioning accuracy and generate distortion-free surface for SEM analysis. Several semiconductor samples were imaged with 3D X-ray microscopy (XRM) in a non-destructive manner, yielding volumetric data for users to visualize and navigate at submicron accuracy in three dimensions. With the XRM data to serve as 3D maps of true package structures, the possibility to miss or destroy the fault regions is largely eliminated in PFA workflows. In addition to the correlative workflow, we will also demonstrate a proprietary micromachining process which is capable of preparing deformation-free surfaces for SEM analysis.

Similar Papers
  • Dissertation

Acceleration of 3D X-ray microscopy (XRM) using compressive sensing and deep learning techniques for semiconductor products

  • Jan 01, 2024
  • Ying Hao Tan
  • Supplementary Content

Learning Enhanced Diagnosis of Logic Circuit Failures

  • Mar 13, 2020
  • Figshare
  • Soumya Mittal
  • Research Article
  • Citations4

Emerging Technologies for Advanced 3D Package Characterization to Enable the More-Than-Moore Era

  • Sep 30, 2022
  • ECS Transactions
  • Cheryl Hartfield +6
  • Conference Article
  • Citations1

Failure Analysis on Diode-triggered Silicon-Controlled Rectifiers By using Nondestructive X-ray Microscopy

  • Sep 15, 2021
  • Xinqian Chen +10
  • Research Article

A Comparative Study on the Identification of Xanthium sibiricum Patrin ex Widder and Xanthium italicum Moretti Based on Three Microscopy Technology.

  • Jan 23, 2026
  • Microscopy research and technique
  • Liqi Cao +7
  • Book Chapter
  • Citations4

Physical failure analysis in semiconductor industry – challenges to microscopy

  • Jan 10, 2018
  • E Zschech +7
  • Conference Article

Chip package interaction induced ILD integrity issues in fine pitch flip chip packages

  • Dec 01, 2014
  • Vikas Gupta +2
  • Conference Article
  • Citations3

Physically-Aware Diagnostic Resolution

  • Nov 01, 2014
  • John A Porche +1
  • Conference Article
  • Citations7

Computational Imaging in 3D X-Ray Microscopy: Reconstruction, Image Segmentation and Time-Evolved Experiments

  • Sep 19, 2021
  • Sridhar Niverty +9
  • Research Article
  • Citations1

Broad Ion Beam “Slope Cutting” Technique for Cross Sectional SEM Specimen Preparation of Semiconductors

  • Aug 01, 2000
  • Microscopy and Microanalysis
  • R Alani +2
  • Conference Article

TUTORIAL 02: Building in Reliability in Silicon Devices

  • Aug 01, 2018
  • M.K Radhakrishnan
  • Conference Article
  • Citations1

An application of C-AFM as a tool for SRAM soft single-column failure analysis in advanced HV technologies

  • Jul 01, 2008
  • Hung-Sung Lin +2
  • Conference Article
  • Citations3

Multi-Level Approach for High-Precision Cache Fault Isolation—Case Study: Itanium® II Processor Low Voltage Cache Yield Improvement

  • Oct 01, 2004
  • Proceedings - International Symposium for Testing and Failure Analysis
  • Chia Ling Kong +1
  • Conference Article
  • Citations3

Scan-Shift Debug Using LVI Phase Mapping

  • Nov 01, 2013
  • Proceedings - International Symposium for Testing and Failure Analysis
  • Yin (Roy) S Ng +4
  • Conference Article
  • Citations4

Liquid Metal Injection: A Novel Tool to Investigate Connected Porosity and Transport Pathways in Unconventional Reservoirs

  • Jun 12, 2017
  • Jop Klaver +2
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.