• Home
  • Search
  • AVF-driven Parity Optimization for MBU Protection of In-core Memory Arrays
  • Cite Icon6
  • https://doi.org/10.7873/date.2013.301Copy DOI Icon

AVF-driven Parity Optimization for MBU Protection of In-core Memory Arrays

  • Jan 1, 2013
  • Michail Maniatakos +2 more
Show More
  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

We propose an AVF-driven parity selection method for protecting modern microprocessor in-core memory arrays against MBUs. As MBUs constitute more than 50% of the upsets in latest technologies, error correcting codes or physical interleaving are typically employed to effectively protect out-of-core memory structures, such as caches. However, such methods are not applicable to high-performance in-core arrays, due to computational complexity, high delay and area overhead. To this end, we revisit parity as an effective mechanism to detect errors and we resort to pipeline flushing and checkpointing for correction. We demonstrate that optimal parity tree construction for MBU detection is a computationally complex problem, which we then formulate as an integer-linear-program (ILP). Experimental results on Alpha 21264 and Intel P6 in-core memory arrays demonstrate that optimal parity tree selection can achieve great vulnerability reduction, even when a small number of bits are added to the parity trees, compared to simple heuristics. Furthermore, the ILP formulation allows us to find better solutions by effectively exploring the solution space in the presence of multiple parity trees; results show that the presence of 2 parity trees offers a vulnerability reduction of more than 50% over a single parity tree.

Similar Papers
  • Research Article
  • Citations7

Fault detection in CVS parity trees with application to strongly self-checking parity and two-rail checkers

  • Jan 01, 1993
  • IEEE Transactions on Computers
  • N.K Jha
  • Research Article
  • Citations6

Effectiveness of single fault tests to detect multiple faults in parity trees

  • Jan 01, 1987
  • Computers & Mathematics with Applications
  • S Mouradd +2
  • Conference Article
  • Citations2

Order is power: Selective Packet Interleaving for energy efficient Networks-on-Chip

  • Sep 01, 2010
  • Amit Berman +2
  • Conference Article
  • Citations9

Reducing the complexity of ILP formulations for synthesis

  • Nov 22, 2002
  • A Mignotte +1
  • Research Article
  • Citations2

Guaranteed Protection in Survivable WDM Mesh Networks – New ILP Formulations for Link Protection and Path Protection

  • Dec 30, 2011
  • Journal of Telecommunications and Information Technology
  • Baibaswata Mohapatra +2
  • Conference Article

A Polynomial Time Routing Algorithm for Meda Biochips Based on Dijkstra's Algorithm

  • Jan 03, 2026
  • Issei Nakamura +3
  • Research Article
  • Citations37

Partitioning circuits for improved testability

  • Jun 01, 1991
  • Algorithmica
  • Sandeep N Bhatt +2
  • Conference Article
  • Citations8

Memory minimization for tensor contractions using integer linear programming

  • Jan 01, 2006
  • A Allam +3
  • Conference Article
  • Citations3

ILP-based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips

  • Jan 01, 2016
  • Abhimanyu Yadav +3
  • Conference Article
  • Citations1

Scheduling using mixed arithmetic: an ILP formulation

  • Jan 01, 1997
  • A Mignotte +1
  • Research Article
  • Citations9

Multicast wavelength assignment with sparse wavelength converters to maximize the network capacity using ILP formulation in WDM mesh networks

  • Sep 09, 2006
  • Photonic Network Communications
  • I‐Shyan Hwang +2
  • Conference Article
  • Citations4

Mocarabe: High-Performance Time-Multiplexed Overlays for FPGAs

  • May 01, 2021
  • Frederick Tombs +2
  • Research Article

On the problem of minimizing the cost with optical devices in Wavelength Division Multiplexing optical networks: complexity analysis, mathematical formulation and improved heuristics

  • Oct 08, 2019
  • RAIRO - Operations Research
  • Daniel Morais Dos Reis +3
  • Research Article
  • Citations1

The Prize-collecting Scheduling Problem with Deadlines

  • Nov 01, 2016
  • Electronic Notes in Discrete Mathematics
  • Pierre Hosteins +2
  • Research Article
  • Citations2

Parameterized Algorithms for Power-Efficiently Connecting Wireless Sensor Networks: Theory and Experiments

  • Jun 03, 2021
  • INFORMS Journal on Computing
  • Matthias Bentert +4
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.