• Home
  • Search
  • High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme
  • Open Access IconOpen Access
  • Cite Icon6
  • https://doi.org/10.1109/tvlsi.2003.820521Copy DOI Icon

High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme

  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

Among existing works of high-speed pipelined adaptive decision feedback equalizer (ADFE), the pipelined ADFE using relaxed look-ahead technique results in a substantial hardware saving than the parallel processing or Look-ahead approaches. However, it suffers from both the signal-to-noise ratio (SNR) degradation and slow convergence rate. In this paper, we employ the predictive parallel branch slicer (PPBS) to eliminate the dependencies of the present and past decisions so as to reduce the iteration bound of decision feedback loop of the ADFE. By adding negligible hardware complexity overheads, the proposed architecture can help to improve the output mean-square error (MSE) of the ADFE compared with the Relaxed Look-ahead ADFE architecture. Moreover, we show the superior performance of the proposed pipelined ADFE by using theoretical derivations and computer simulation results. A VLSI design example using Avant! 0.35-/spl mu/m CMOS standard cell library is also illustrated. From the post-layout simulation results, we can see that the PPBS scheme requires only 38.4% gate count overhead, but it can help to reduce the critical path from 7.06 to 4.69 ns so as to meet very high-speed data transmission systems.

Similar Papers
  • Conference Article
  • Citations21

High sampling rate adaptive decision feedback equalizers

  • Apr 03, 1990
  • A Gatherer +1
  • Conference Article
  • Citations8

PAM4 receiver with adaptive threshold voltage and adaptive decision feedback equalizer

  • May 01, 2016
  • Liangxiao Tang +2
  • Conference Article
  • Citations2

Design of a 6.25Gb/s adaptive decision feedback equalizer in 0.18µm CMOS technology

  • Sep 01, 2014
  • 2014 IEEE Workshop on Advanced Research and Technology in Industry Applications (WARTIA)
  • Xiao Wu +1
  • Conference Article

A 50 Gb/s Adaptive Dual Data-Paths NS-EICL ADFE with 50 Parallelisms for 2-PAM Systems

  • May 01, 2019
  • Chee-Kit Ng +3
  • Research Article
  • Citations19

A 2.44-pJ/b 1.62–10-Gb/s Receiver for Next Generation Video Interface Equalizing 23-dB Loss With Adaptive 2-Tap Data DFE and 1-Tap Edge DFE

  • Oct 01, 2018
  • IEEE Transactions on Circuits and Systems II: Express Briefs
  • Jinhyung Lee +3
  • Research Article

Compact self‐constructing recurrent fuzzy neural network with decision feedback for quadrature amplitude modulation signaling systems

  • Jul 28, 2011
  • International Journal of Adaptive Control and Signal Processing
  • Yao‐Jen Chang +1
  • Research Article

Adaptive two-stage nonlinear feedforward equalizer and decision feedback equalizer for a visible-light communication and ultra-large effective area pure silica fiber seamless integrated system

  • Nov 20, 2020
  • Optical Engineering
  • Xiaojun Yu +4
  • Conference Article
  • Citations19

Adaptive decision feedback equalization for filter bank based multicarrier systems

  • May 01, 2009
  • Dirk S Waldhauser +2
  • Conference Article

An adaptive decision feedback equalizer with shaped training for mobile communication FM receivers

  • Jan 01, 1995
  • M Perez-Abadia
  • Research Article
  • Citations147

Adaptive Equalization of Channel Nonlinearities in QAM Data Transmission Systems

  • Sep 01, 1978
  • Bell System Technical Journal
  • D D Falconer
  • Conference Article
  • Citations14

A 10 Gb/s adaptive analog decision feedback equalizer for multimode fiber dispersion compensation in 0.13 µm CMOS

  • Sep 01, 2010
  • Mahyar Kargar +1
  • Research Article
  • Citations1

Adaptive multichannel decision feedback equalization using subarray processing

  • Apr 01, 2012
  • The Journal of the Acoustical Society of America
  • James Preisig
  • Conference Article
  • Citations4

The ASIC design of an LMS-based decision feedback equalizer for TDMA digital cellular radio

  • Oct 15, 1996
  • Shou-Sheu Lin +1
  • Conference Article
  • Citations6

2.6 Gb/s over a four-drop bus using an adaptive 12-tap DFE

  • Sep 01, 2008
  • Henrik Fredriksson +1
  • PDF
  • Research Article
  • Citations1

Multiple-Input-Multiple-Output Filtered Multitone Time Reversal Acoustic Communications Using Direct Adaptation-Based Turbo Equalization.

  • Jul 01, 2023
  • Sensors (Basel, Switzerland)
  • Lin Sun +1
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.