• Home
  • Search
  • Investigating hardware micro-instruction folding in a Java embedded processor
  • Open Access IconOpen Access
  • Cite Icon7
  • https://doi.org/10.1145/1850771.1850787Copy DOI Icon

Investigating hardware micro-instruction folding in a Java embedded processor

  • Aug 19, 2010
  • Flavius Gruian +1 more
Show More
  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

Bytecode folding is an effective technique for speeding up execution in Java virtual machines. This paper investigates a hardware implementation of the aforementioned technique on BlueJEP, a Java embedded processor. Since BlueJEP is a micro-programmed stack machine, we adopt a micro-instruction oriented approach, folding up to four microinstructions (corresponding to up to four bytecodes, on occasion). A variety of processor versions for different subsets of folding patterns are implemented, simulated and synthesized on a Xilinx FPGA. The measurements and results show that, although the number of execution cycles is reduced, the critical path increase leads to a lower performance. Taking into account the device area, we conclude that for our case, adding a second processor may be preferred over hardware folding. In general, we observe that folding efficiency may only be evaluated properly on a real implementation, rather than using theoretical estimates, due to the increased complexity of the hardware.

Similar Papers
  • Conference Article
  • Citations50

Don't get caught in the cold, warm-up your JVM: understand and eliminate JVM warm-up overhead in data-parallel systems

  • Nov 02, 2016
  • David Lion +5
  • Conference Article
  • Citations14

SJFuzz: Seed and Mutator Scheduling for JVM Fuzzing

  • Nov 30, 2023
  • Mingyuan Wu +7
  • Conference Article
  • Citations12

Application-specific DSP architecture for fast Fourier transform

  • Jun 24, 2003
  • K.L Heo +3
  • Research Article
  • Citations5

The use of intelligent data analysis techniques for system-level design: a software estimation example

  • Jul 29, 2003
  • Soft Computing
  • G Bontempi +1
  • Book Chapter
  • Citations10

Learning anticipatory behaviour using a delayed action classifier system

  • Jan 01, 1994
  • Brian Carse
  • Conference Article
  • Citations7

A performance-oriented use methodology of power optimizing code transformations for multimedia applications realized on programmable multimedia processors

  • Jan 01, 1999
  • K Masselos +3
  • Conference Article
  • Citations5

HJ-OpenCL

  • Sep 08, 2015
  • Max Grossman +2
  • Conference Article
  • Citations9

Dynamic vertical memory scalability for OpenJDK cloud applications

  • Jun 18, 2018
  • Rodrigo Bruno +6
  • Research Article
  • Citations6

Hardware/software co-design for virtual machines

  • Jan 01, 2005
  • IEE Proceedings - Computers and Digital Techniques
  • K.B Kent +2
  • Conference Article
  • Citations6

Virtual class support at the virtual machine level

  • Oct 25, 2009
  • Anders Bach Nielsen +1
  • Conference Article

Study of characteristics of large data collections to build a high performance system

  • May 01, 2016
  • Mukul Dev +2
  • Conference Article

Implementing parallelism and scheduling data flow graphs on Java virtual machine

  • May 07, 2001
  • J Xu +1
  • Book Chapter
  • Citations15

Evaluating the Java Virtual Machine as a Target for Languages Other Than Java

  • Jan 01, 2000
  • K John Gough +1
  • Conference Article
  • Citations9

On Analyzing Virtual Threads – a Structured Concurrency Model for Scalable Applications on the JVM

  • Sep 27, 2021
  • D Beronic +3
  • Book Chapter
  • Citations5

An Instruction Folding Solution to a Java Processor

  • Jan 01, 2007
  • Tan Yiyu +2
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.