• Home
  • Search
  • Radix‐4 3 based two‐dimensional FFT architecture with efficient data reordering scheme
  • Cite Icon4
  • https://doi.org/10.1049/iet-cdt.2018.5075Copy DOI Icon

Radix‐4 3 based two‐dimensional FFT architecture with efficient data reordering scheme

Show More
  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

Multi‐dimensional Discrete Fourier Transforms (DFTs) play an important role in signal and image processing applications. Image reconstruction is a key component in signal processing applications like medical imaging, computer vision, face recognition etc. Two dimensional fast Fourier Transform (2D FFT) and Inverse FFT plays vital role in reconstruction. In this paper we present a fast 64 × 64 point 2D FFT architecture based on radix‐43 algorithm using a parallel unrolled radix‐4 3 FFT as the basic block. Our radix‐4 3 architecture is a memory optimized parallel architecture which computes 64‐point FFT, with least execution time. Proposed architecture produces reordered output of both 64‐point one dimensional (1D) FFT and 64 × 64 point 2D FFT, without using any additional hardware for reordering. The proposed architecture has been implemented in UMC 40nm CMOS technology with clock frequency of 500 MHz and area of 0.841 mm 2 . The power consumption of proposed architecture is 358 mW at 500 MHz. Energy efficiency (FFTs computed per unit of energy) is 341 points/Joule. Computation time of 64 × 64 point FFT is 8.19 μs. ASIC implementation results shows better performance of proposed work in terms of computation time when compared with state‐of‐art implementation. Proposed architecture has also been implemented in Virtex‐7 FPGA which gives comparable area.

Similar Papers
  • Research Article
  • Citations34

Multidimensional DFT IP Generator for FPGA Platforms

  • Apr 01, 2011
  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • Chi-Li Yu +3
  • Conference Article
  • Citations44

Design and implementation of efficient multiplier using vedic mathematics

  • Jan 01, 2011
  • J.M Rudagi +4
  • Research Article
  • Citations20

High speed multidimensional systolic arrays for discrete Fourier transform

  • Jan 01, 1992
  • IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
  • M.H Lee
  • Conference Article
  • Citations22

Some New Parallel Fast Fourier Transform Algorithms

  • Jan 01, 2005
  • Zhong Cui-Xiang +2
  • Research Article
  • Citations13

General Factorization of Conjugate-Symmetric Hadamard Transforms

  • Jul 01, 2014
  • IEEE Transactions on Signal Processing
  • Seisuke Kyochi +1
  • Research Article
  • Citations3

Application of FFT transformation for correlation analysis of near field microscopy measurements

  • Jan 01, 2009
  • Journal of Physics: Conference Series
  • A Sikora +5
  • Research Article
  • Citations5

Introduction to the issue on Adaptive Sparse Representation of Data and Applications in Signal and Image Processing

  • Sep 01, 2011
  • IEEE Journal of Selected Topics in Signal Processing
  • Jean-Luc Starck +4
  • Book Chapter
  • Citations1

Static Data-Flow Analysis of UML/SysML Functional Views for Signal and Image Processing Applications

  • Jan 01, 2020
  • Andrea Enrici +3
  • Conference Article
  • Citations4

ON THE CAPACITY OF SECURE DISTRIBUTED FAST FOURIER TRANSFORM

  • Nov 01, 2018
  • Wei-Ting Chang +1
  • Research Article
  • Citations2

Tensor Golub–Kahan method based on Einstein product

  • Jun 01, 2024
  • Journal of Computational and Applied Mathematics
  • A El Hachimi +3
  • Conference Article
  • Citations5

Energy Efficient, Scalable, and Dynamically Reconfigurable FFT Architecture for OFDM Systems

  • Dec 01, 2014
  • S Kala +3
  • Research Article
  • Citations2

Efficient extension of conventional low frequency filter bank spectrometer by implementation of high resolution Chirp Z signal processing

  • Oct 01, 2008
  • International Journal of Electronics
  • Jayesh P Pabari
  • Research Article

Wavelet Transform and Its Applications in Image Processing and Signal Analysis

  • Mar 15, 2026
  • International Journal For Multidisciplinary Research
  • Ramesh Aharwal +1
  • Research Article
  • Citations5

An area-delay efficient single-precision floating-point multiplier for VLSI systems

  • Feb 21, 2023
  • Microprocessors and Microsystems
  • Anuradha +2
  • Research Article
  • Citations114

A fast globally optimal algorithm for template matching using low-resolution pruning

  • Apr 01, 2001
  • IEEE Transactions on Image Processing
  • M Gharavi-Alkhansari
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.