• Home
  • Search
  • A Novel Power Estimation Method for On-chip VLSI Distributed RLCG Global Interconnects Using Model Order Reduction Technique
  • Cite Icon3
  • https://doi.org/10.1109/ace.2010.10Copy DOI Icon

A Novel Power Estimation Method for On-chip VLSI Distributed RLCG Global Interconnects Using Model Order Reduction Technique

  • Jun 1, 2010
  • Rajib Kar +5 more
Show More
  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

Due to high packaging density of components, power is increasingly becoming the bottleneck for the design of high performance VLSI circuits. It is essential to analyze how the various components of power are likely to scale in the future, thereby identifying the key problematic areas. This is an important fact because the conventional design, analysis, and synthesis of VLSI circuits are based on the assumption that gates are the main sources of on-chip power consumption. While most analysis focus on the timing aspects of interconnects, power consumption is also important. In this paper, the power distribution estimation of interconnects is studied using a reduced-order model. The relation between power consumption and the poles and residues of a transfer function is derived, and an appropriate driver model is developed, allowing power consumption to be computed efficiently. At higher frequency of operations, of the order of few GHz, the interconnect is to be analyzed with a distributed RLCG model. Because at very high frequency, the dielectric material deviates from it's ideal nature. This gives rise to the shunt conductance matrices. In this paper we have considered the high frequency effects and modeled the interconnect as distributed RLCG segments to compute the interconnect power dissipation. The results obtained from SPICE simulation justify the accuracy of our model.

Similar Papers
  • Conference Article

Coupling Of Synthesis And Layout: Challenges And Solutions

  • Feb 10, 1998
  • J Cong
  • Research Article
  • Citations5

Optimal Design of Voltage Reference Circuit and Ring Oscillator Circuit Using Multiobjective Differential Evolution Algorithm

  • Aug 08, 2023
  • Journal of Electrical and Computer Engineering
  • Sandeep K Dash +6
  • Supplementary Content

Thermo-visco-elastic modelling of photovoltaic laminates: Advanced shear-lag theory and model order reduction techniques

  • Jan 01, 2016
  • Politecnico di Torino
  • Saheed Olalekan Ojo
  • Research Article

MEMS Heat Transfer Arnoldi-based Macromodels and the Study of Minimum Required Orders

  • Sep 01, 2005
  • Journal of Applied Science and Engineering
  • Yao‐Joe Yang +2
  • Conference Article

Identification of Metal Temperature Distribution in Steam Turbine During Start-Up Operation Using Particle Filter and Model Order Reduction

  • Jun 17, 2019
  • Hiroshi Ito
  • Conference Article
  • Citations15

Assessment of Various MOR Techniques on an Inverter-Based Microgrid Model

  • Dec 01, 2017
  • Sachidananda Sen +1
  • Conference Article
  • Citations3

A Differentiation Approach for Robust PID Controller for a Linear BLDC Motor

  • Aug 01, 2020
  • G Sree Rama Manoj +1
  • Conference Article
  • Citations1

Model order reduction techniques in large space structure applications

  • Apr 18, 1988
  • Hagop Panossian
  • Conference Article

Circuit design compliance checking in VLSI circuits

  • Sep 23, 1996
  • K.N Lam +1
  • Book Chapter
  • Citations19

Morembs—A Model Order Reduction Package for Elastic Multibody Systems and Beyond

  • Jan 01, 2018
  • Jörg Fehr +5
  • Supplementary Content

Design and Analysis of VLSI Circuits Based on Directed Acyclic Graphs

  • Mar 23, 1999
  • Kyoto University Research Information Repository (Kyoto University)
  • Kazuyoshi Takagi
  • Book Chapter

Introduction of Symbolic Simplified Expressions in Circuit Optimization

  • Jan 01, 2010
  • Angelo Ciccazzo +4
  • Conference Article
  • Citations4

A linear-time eigenvalue solver for finite-element-based analysis of large-scale wave propagation problems in on-chip interconnect structures

  • Jul 01, 2008
  • Jongwon Lee +3
  • Research Article
  • Citations1

Wave-pipelined intra-chip signaling for on-FPGA communications

  • Jan 29, 2010
  • Integration
  • Terrence Mak +3
  • Research Article
  • Citations40

An MOS transistor charge model for VLSI design

  • Apr 01, 1988
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • B.J Sheu +2
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.