• Home
  • Search
  • Simplification in a satisfiability checker for VLSI applications
  • Cite Icon2
  • https://doi.org/10.1007/bf00881867Copy DOI Icon

Simplification in a satisfiability checker for VLSI applications

Show More
  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

INSTEP is a satisfiability checker designed for the original purpose of solving a specific target set of problems in the formal verification of VLSI circuits. These are real-world problems concerning a sequential circuit that is part of a commercial chip manufactured by Texas Instruments. The program has succeeded in solving these problems, which require satisfiability checking for combinational representations containing up to around 10 000 variables and a graphical representation of around 17 000 nodes. It has also been successfully applied to a number of standard benchmark problems in combinational circuit verification. Results on these benchmarks are overall competitive with those for the widely used method based onbinary decision diagrams, and for the first time demonstrate the solution in polynomial time of certain benchmarks involving combinational multipliers. A central part of the INSTEP algorthim is simplification. Most simplifications that take place in previous tautology checkers consist of the replacement of a formula by a shorter formula that is logically equivalent. Most simplifications in INSTEP replace a formula by another formula which isnot logically equivalent, but such that satisfiability is nevertheless preserved. These new simplifications depend on the pattern of occurrence of one or more variables and particularly on theirpolarity. The simplifications used by INSTEP rest on several new theorems in an area of propositional calculus (or Boolean algebra) which is crucial to the general theory of effective simplification of propositional formulas. The primary purpose of the present paper is to demonstrate these theorems and explain the simplifications that depend on them. For the present paper we have tried INSTEP on the well-known pigeonhole problem. So far as we know INSTEP is the first implemented program to produce proofs of polynomial length for pigeonhole problems. It also produces these proofs in polynomial time.

Similar Papers
  • Research Article

Linear Formal Verification of Sequential Circuits using Weighted-AIGs

  • Feb 27, 2026
  • ACM Transactions on Design Automation of Electronic Systems
  • Mohamed Nadeem +2
  • Conference Article
  • Citations8

Identifying redundant gate replacements in verification by error modeling

  • Oct 30, 2001
  • K.R Radecka +1
  • Conference Article
  • Citations1

Divide and Verify: Using a Divide-and-Conquer Strategy for Polynomial Formal Verification of Complex Circuits

  • Apr 01, 2023
  • Rolf Drechsler +1
  • Book Chapter
  • Citations23

Sieving for Closest Lattice Vectors (with Preprocessing)

  • Jan 01, 2017
  • Thijs Laarhoven
  • Conference Article
  • Citations1

Query Learning of Derived Omega-Tree Languages in Polynomial Time

  • Jan 01, 2017
  • DROPS (Schloss Dagstuhl – Leibniz Center for Informatics)
  • Dana Angluin +2
  • Research Article
  • Citations3

Further Results on Verification Problems in Extensive-Form Games

  • Jul 15, 2016
  • SSRN Electronic Journal
  • Nicola Gatti +2
  • Conference Article
  • Citations2

A new approach on power estimation of CMOS sequential logic circuits

  • Oct 21, 1998
  • Ning Zhu +2
  • Conference Article

Three-Value Simulation of Combinational and Sequential Circuits and its Applications

  • Mar 01, 2020
  • 2020 Moscow Workshop on Electronic and Networking Technologies (MWENT)
  • Olga Golubeva
  • PDF
  • Conference Article
  • Citations8

Byzantine Gathering in Polynomial Time

  • Dec 26, 2018
  • Sébastien Bouchard +2
  • Conference Article
  • Citations12

Kernels for Feedback Arc Set In Tournaments

  • Nov 16, 2009
  • DROPS (Schloss Dagstuhl – Leibniz Center for Informatics)
  • Stéphane Bessy +6
  • Conference Article
  • Citations3

Learning with support vector machines for query-by-multiple-examples

  • Jul 20, 2008
  • Dell Zhang +1
  • Book Chapter
  • Citations1

On in Polynomial Time Approximable Real Numbers and Analytic Functions

  • Jan 01, 2009
  • Günter Hotz
  • Research Article
  • Citations53

Node-weighted Steiner tree approximation in unit disk graphs

  • May 21, 2009
  • Journal of Combinatorial Optimization
  • Feng Zou +3
  • Research Article
  • Citations6

Verification and control for probabilistic hybrid automata with finite bisimulations

  • Nov 07, 2018
  • Journal of Logical and Algebraic Methods in Programming
  • Jeremy Sproston
  • Research Article
  • Citations3

Polynomial Time Algorithm for Min-Ranks of Graphs with Simple Tree Structures

  • Apr 27, 2013
  • Algorithmica
  • Son Hoang Dau +1
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.