• Home
  • Search
  • Design and implementation of area-efficient DVB-S2 BCH decoder
  • Cite Icon5
  • https://doi.org/10.1109/iccet.2010.5485823Copy DOI Icon

Design and implementation of area-efficient DVB-S2 BCH decoder

  • Jan 1, 2010
  • Botao Zhang +4 more
Show More
  • Abstract
  • Literature Map
  • References
  • Citations
  • Similar Papers
Abstract

BCH code is adopted as a part of the Forward Error Correction subsystem of DVB-S2 system, which is the next generation digital video broadcast system based on satellite wireless communication system. As DVB-S2 system uses very long code length and multiple code modes, full compatible BCH decoder is high area cost. In order to reduce the area cost of the full compatible DVB-S2 BCH decoder, we have modified the VLSI implementation of Berlekamp Massey Algorithm for key equation solver which is the main part of BCH decoder, rebuilt the Galois Filed Multiplications including the constant Galois Field Multiplications and the general Galois Field Multiplications. In order to support all the code modes and Adaptive Coded Modulation, a novel duo-pipeline reconfigurable architecture have been proposed, which can support code mode switching without stalling the symbol stream. We have implemented the decoder with verilog HDL, and have evaluated it by FPGA platform and ASIC library. The results show that the logic area of the decoder is at least 13% fewer than other existing decoders.

Similar Papers
  • Conference Article
  • Citations2

Design of a high speed OFDM transmitter and receiver

  • Dec 01, 2014
  • Foisal Ahmed +2
  • Conference Article

Exciter Architecture for Digital Sound and Video Broadcasting Transmitters

  • Jan 01, 2005
  • T Grubesa +2
  • Conference Article
  • Citations5

EMC-Influences on Digital Broadcasting Services in Vehicular Environments

  • Jan 01, 2009
  • Niels Koch
  • Conference Article

Robust channel estimation scheme for the Chinese digital television terrestrial broadcasting systems

  • Jan 01, 2010
  • Zi-Wei Zheng
  • Research Article
  • Citations46

Design of an ultra high speed AES processor for next generation IT security

  • Jul 22, 2011
  • Computers & Electrical Engineering
  • Liakot Ali +3
  • Research Article
  • Citations5

Implementation of the analog switch off towards digital broadcast Jawa Pos

  • Mar 30, 2023
  • ProTVF
  • Dian Wardiana Sjuchro +4
  • Conference Article
  • Citations4

Implementation of Single-Precision Floating-Point Trigonometric Functions with Small Area

  • Dec 01, 2012
  • Chen Dong +3
  • Research Article

계층변조 시스템에서 신호의 우선순위를 이용한 블라인드 등화

  • Dec 28, 2007
  • The Journal of the Korea Contents Association
  • Un-Rak Choi +1
  • Conference Article
  • Citations5

On the performance of single frequency cellular network (SFCN)

  • Sep 05, 2004
  • Jia Hui-Iing +1
  • Conference Article

The Validation of the Terminal Platform for Digital Cable Broadcasting System

  • Sep 11, 2006
  • Taekyoon Kim +3
  • Research Article
  • Citations17

Choosing an American digital HDTV terrestrial broadcasting system

  • Apr 01, 1994
  • Proceedings of the IEEE
  • R Hopkins
  • Research Article
  • Citations1

Circuit design and performance analysis of carrier recovery loop for digital DBS system in the presence of phase noise

  • Jan 01, 1999
  • IEEE Transactions on Broadcasting
  • Young-Wan Kim +2
  • Conference Article

Digital switch-over: possible propagation based solutions to the lack of spectrum

  • Jan 01, 2003
  • R.V Womersley
  • Conference Article
  • Citations1

An Effective Frame Synchronization Technique for DRM System

  • Dec 01, 2009
  • Seong-Jun Kim +4
  • PDF
  • Research Article

Baseband Transceiver Design of a High Definition Radio FM System Using Joint Theoretical Analysis and FPGA Implementation

  • Jan 01, 2014
  • International Journal of Antennas and Propagation
  • Chien-Sheng Chen +3
Cactus Communications logo

Copyright 2026 Cactus Communications. All rights reserved.